drivers/clk/zynqmp

Xilinx/AMD Zynq UltraScale+ MPSoC clock controller

The on-chip clock controller found in AMD (formerly Xilinx) Zynq UltraScale+ MPSoC adaptive SoCs, which combine ARM Cortex-A53/R5 cores with FPGA fabric and are widely used in industrial control, networking equipment, automotive ADAS, aerospace, and other long-lifecycle embedded systems from the late 2010s to today.

keep conf=0.91 deploy=medium replacement=none subsystem=clk category=platform-vendor
91%

recommendation

It should stay in the kernel because the Zynq UltraScale+ MPSoC family is still a current AMD/Xilinx product line, marketed for embedded and automotive/ADAS designs with vendor support promised through 2045. Upstream activity is ongoing, including a 2024 linux-clk patch from an AMD engineer, and there is no alternative in-tree driver that could manage clocks on existing ZynqMP boards.

repository signals

8 files
1,878 source lines
29 commits, 5y
+273 / −188 lines added / removed, 5y
14 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 29 total · active in 14/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 1 commit · +0 −2 2021-06: 5 commits · +148 −17 2021-07: 0 commits · +0 −0 2021-08: 4 commits · +5 −6 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 1 commit · +32 −32 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 1 commit · +6 −2 2022-05: 3 commits · +14 −4 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 2 commits · +16 −17 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 1 commit · +0 −2 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 1 commit · +2 −1 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 2 commits · +6 −62 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 0 commits · +0 −0 2024-05: 0 commits · +0 −0 2024-06: 0 commits · +0 −0 2024-07: 0 commits · +0 −0 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 0 commits · +0 −0 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 0 commits · +0 −0 2025-02: 0 commits · +0 −0 2025-03: 0 commits · +0 −0 2025-04: 0 commits · +0 −0 2025-05: 0 commits · +0 −0 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 2 commits · +25 −22 2025-09: 0 commits · +0 −0 2025-10: 0 commits · +0 −0 2025-11: 0 commits · +0 −0 2025-12: 2 commits · +4 −6 2026-01: 1 commit · +3 −2 2026-02: 3 commits · +12 −13 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

  1. lore.kernel.org

    Recent upstream work still lands for this driver family; a 2024 linux-clk patch touches zynqmp clock code, indicating active maintenance rather than retirement.

  2. amd.com

    AMD still markets Zynq UltraScale+ MPSoCs as current products and states UltraScale+ FPGAs/adaptive SoCs are supported through 2045.

  3. amd.com

    The same SoC family is still positioned for automotive/ADAS deployments, supporting ongoing non-legacy embedded use.

codex reasoning notes (technical)

Local shell inspection (`rg --files`, `sed`) showed this is a real clock-controller driver, Kconfig names it "Xilinx ZynqMP Ultrascale+ clock controllers," and `clkc.c` identifies it as the Zynq UltraScale+ MPSoC clock controller. Lore evidence came from `lore_file_timeline` on `drivers/clk/zynqmp/clkc.c`, which returned recent linux-clk activity including the cited 2024 patch; that points to active upkeep and I saw no positive evidence of a removal campaign in this quick lore pass. Product availability evidence came from web search results on the cited AMD product pages. Because the SoC family remains a current long-lifecycle embedded platform and there is no natural in-kernel replacement for existing ZynqMP hardware, the appropriate recommendation is to keep the driver.