drivers/dma/xilinx

AMD/Xilinx AXI DMA and Zynq DMA engines

A collection of DMA (direct memory access) engine drivers for AMD/Xilinx FPGAs and adaptive SoCs, covering the AXI DMA soft-IP block that customers instantiate in programmable logic, the hardened DMA controller in Zynq UltraScale+ MPSoCs, the PCIe-attached XDMA bridge, and the display-pipeline DMA used by the DisplayPort subsystem on those parts.

keep conf=0.94 deploy=medium replacement=none subsystem=dma category=bus-other
94%

recommendation

It should stay in the kernel because the hardware is still actively sold and supported. AMD continues to ship the AXI DMA soft-IP block and Zynq UltraScale+ MPSoCs (with lifecycle commitments running out to 2045), and the directory is seeing fresh upstream fixes in 2025-2026 from multiple contributors, indicating healthy maintenance rather than bit-rot.

repository signals

6 files
7,988 source lines
111 commits, 5y
+2,397 / −517 lines added / removed, 5y
53 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 111 total · active in 43/61 months
2021 2022 2023 2024 2025 2026 2021-04: 1 commit · +23 −1 2021-05: 4 commits · +31 −16 2021-06: 5 commits · +5 −7 2021-07: 1 commit · +12 −0 2021-08: 8 commits · +47 −34 2021-09: 2 commits · +3 −16 2021-10: 2 commits · +8 −12 2021-11: 2 commits · +133 −6 2021-12: 1 commit · +8 −3 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 5 commits · +15 −8 2022-06: 1 commit · +0 −122 2022-07: 1 commit · +1 −1 2022-08: 3 commits · +13 −8 2022-09: 1 commit · +12 −0 2022-10: 2 commits · +3 −1 2022-11: 2 commits · +4 −4 2022-12: 0 commits · +0 −0 2023-01: 2 commits · +1,141 −0 2023-02: 1 commit · +1 −1 2023-03: 1 commit · +5 −1 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 4 commits · +8 −5 2023-08: 6 commits · +60 −12 2023-09: 4 commits · +8 −16 2023-10: 3 commits · +176 −13 2023-11: 4 commits · +87 −20 2023-12: 13 commits · +227 −119 2024-01: 1 commit · +6 −0 2024-02: 0 commits · +0 −0 2024-03: 5 commits · +44 −24 2024-04: 1 commit · +1 −0 2024-05: 0 commits · +0 −0 2024-06: 1 commit · +2 −2 2024-07: 0 commits · +0 −0 2024-08: 3 commits · +122 −6 2024-09: 1 commit · +1 −1 2024-10: 2 commits · +15 −13 2024-11: 1 commit · +2 −6 2024-12: 0 commits · +0 −0 2025-01: 1 commit · +2 −1 2025-02: 0 commits · +0 −0 2025-03: 1 commit · +2 −0 2025-04: 0 commits · +0 −0 2025-05: 1 commit · +2 −0 2025-06: 0 commits · +0 −0 2025-07: 1 commit · +3 −2 2025-08: 1 commit · +94 −0 2025-09: 0 commits · +0 −0 2025-10: 4 commits · +9 −7 2025-11: 0 commits · +0 −0 2025-12: 1 commit · +21 −0 2026-01: 1 commit · +2 −4 2026-02: 2 commits · +8 −9 2026-03: 4 commits · +30 −16 2026-04: 0 commits · +0 −0

sources

  1. patch.msgid.link

    Recent 2026 upstream patch traffic exists for this directory; xilinx_dma received a functional fix for AXIDMA reset timeout handling.

  2. patch.msgid.link

    Recent 2026 upstream patch traffic exists from another author; xilinx_dma received a residue-calculation fix, indicating active maintenance rather than removal.

  3. amd.com

    AMD still markets AXI DMA IP for current and legacy device families including Zynq 7000, Zynq UltraScale+ MPSoC, and Versal Premium.

  4. amd.com

    AMD still sells Zynq UltraScale+ MPSoCs and states UltraScale+ FPGAs/adaptive SoCs have lifecycle support through 2045.

codex reasoning notes (technical)

Real driver directory: Makefile builds xilinx_dma, xdma, zynqmp_dma, and xilinx_dpdma. Local tree inspection via shell (`rg`, `find`, `git log`) shows multiple active DMA engine drivers, not helper code. Upstream attention is current: `git show` trailer extraction exposed 2025-2026 patch.msgid.link URLs for recent fixes in this path, and I found no evidence of removal discussion in the sampled recent history. Deployment remains relevant but niche: AMD web search results show AXI DMA IP and Zynq UltraScale+ MPSoC are still current products with long lifecycle commitments, so this is not legacy-only hardware. No single replacement driver covers the same mixed set of Xilinx soft-IP DMA blocks and ZynqMP display/SoC DMA engines.