drivers/gpu/drm/amd/display/dc/dccg/dcn35

AMD DCN 3.5 Display Clock Generator helpers

Internal source files within AMD's Display Core (DC) component that program the Display Clock Generator (DCCG) block on DCN 3.5 hardware, used by recent Ryzen APUs such as the Phoenix and Hawk Point families. It is a building block of the larger amdgpu graphics driver rather than an independently loadable component.

not-a-driver conf=1.00 deploy=none replacement=none subsystem=gpu category=not-a-driver
100%

recommendation

This is not actually a driver directory; it is a subfolder of AMD's display-core code that handles clock generator programming for the DCN 3.5 display pipeline. It ships as part of the amdgpu driver and has no separate lifecycle of its own, so the keep/remove question does not apply here.

repository signals

2 files
2,758 source lines
34 commits, 5y
+3,137 / −379 lines added / removed, 5y
17 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 34 total · active in 11/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 0 commits · +0 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 0 commits · +0 −0 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 4 commits · +1,363 −51 2024-05: 1 commit · +45 −57 2024-06: 0 commits · +0 −0 2024-07: 9 commits · +1,452 −96 2024-08: 5 commits · +100 −76 2024-09: 0 commits · +0 −0 2024-10: 0 commits · +0 −0 2024-11: 1 commit · +9 −6 2024-12: 0 commits · +0 −0 2025-01: 0 commits · +0 −0 2025-02: 0 commits · +0 −0 2025-03: 0 commits · +0 −0 2025-04: 2 commits · +37 −25 2025-05: 0 commits · +0 −0 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 1 commit · +39 −35 2025-09: 5 commits · +47 −5 2025-10: 2 commits · +6 −5 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 1 commit · +27 −20 2026-02: 3 commits · +12 −3 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

No sources cited.

codex reasoning notes (technical)

Not a driver directory: this is an internal AMD DRM display-core helper subdirectory for DCN3.5 DCCG blocks, not a standalone kernel-bound hardware driver.