Internal support code inside AMD's Display Core stack that programs the clock-generator (DCCG) block of the DCN 4.01 display IP found in recent Radeon and Ryzen GPUs. It is part of how amdgpu drives modern AMD display pipelines, not hardware support on its own.
This is not a standalone driver but a subcomponent of the amdgpu display stack, providing clock-generator programming for one specific revision of AMD's display hardware. It only makes sense as part of the larger AMD DC codebase and isn't something to evaluate for keep-or-remove on its own.
repository signals
2files
1,161source lines
18commits, 5y
+1,330 / −169lines added / removed, 5y
16authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 18 total · active in 11/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: contains AMD DC display clock-generator (DCCG) IP-block support code for DCN401 within the amdgpu display stack, not a standalone kernel-bound hardware driver.