Internal support code inside AMD's display core that programs the DCN 1.0 display hardware, the first-generation Display Core Next pipeline introduced with the Raven Ridge Ryzen APUs around 2018. It handles things like display pipes, mixers, and output formatting for those integrated GPUs, and is built into the larger amdgpu kernel driver.
This is not actually a driver directory; it is a subcomponent of the AMDGPU display core (DC) holding the hardware programming logic for the first-generation Display Core Next (DCN 1.0) block found in Raven Ridge era APUs. It ships as part of the larger amdgpu driver rather than as something users load on its own.
repository signals
9files
2,177source lines
225commits, 5y
+2,266 / −23,422lines added / removed, 5y
95authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 225 total · active in 41/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: contains DCN1.0 display-core generation support code within AMDGPU DC, not a standalone kernel-bound hardware driver.