drivers/gpu/drm/amd/display/dc/irq/dcn35

AMD DCN 3.5 Display Interrupt Helpers

Internal helper code inside AMD's Display Core stack that handles interrupt routing for the DCN 3.5 generation of display hardware found in recent AMD APUs such as the Ryzen 7040/8040 series. It is one slice of the larger amdgpu graphics driver, not a standalone driver in its own right.

not-a-driver conf=1.00 deploy=none replacement=none subsystem=gpu category=not-a-driver
100%

recommendation

This is not actually a driver directory; it is a per-generation subfolder of AMD's Display Core code under the amdgpu graphics driver, holding interrupt-handling glue specific to DCN 3.5 display blocks. It only makes sense as part of the wider amdgpu stack and should be evaluated together with the rest of AMD's display code, not on its own.

repository signals

2 files
433 source lines
4 commits, 5y
+464 / −31 lines added / removed, 5y
4 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 4 total · active in 3/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 0 commits · +0 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 0 commits · +0 −0 2023-08: 1 commit · +461 −0 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 0 commits · +0 −0 2024-05: 0 commits · +0 −0 2024-06: 0 commits · +0 −0 2024-07: 0 commits · +0 −0 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 0 commits · +0 −0 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 0 commits · +0 −0 2025-02: 0 commits · +0 −0 2025-03: 0 commits · +0 −0 2025-04: 0 commits · +0 −0 2025-05: 1 commit · +1 −28 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 0 commits · +0 −0 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 2 commits · +2 −3 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

No sources cited.

codex reasoning notes (technical)

Not a driver directory: internal AMD DC display/IRQ generation-specific helper code under the amdgpu display stack, not a standalone kernel-bound hardware driver.