drivers/gpu/drm/amd/display/dc/optc/dcn31

AMD DCN 3.1 Output Timing Controller helpers

Internal support code for the Output Timing Controller (OPTC) block inside AMD's Display Core Next 3.1 hardware, used by Ryzen APUs from the Rembrandt/Yellow Carp generation onward. It generates display timings (sync signals, blanking, frame timing) for monitors driven by the integrated GPU.

not-a-driver conf=1.00 deploy=none replacement=none subsystem=gpu category=not-a-driver
100%

recommendation

This is not a standalone driver but a subcomponent of the amdgpu display stack, providing OPTC helpers for the DCN 3.1 display pipeline. It is part of the larger AMD DC codebase and only makes sense when built together with the rest of amdgpu.

repository signals

2 files
805 source lines
9 commits, 5y
+816 / −11 lines added / removed, 5y
8 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 9 total · active in 8/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 0 commits · +0 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 0 commits · +0 −0 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 1 commit · +577 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 2 commits · +4 −5 2024-05: 1 commit · +11 −0 2024-06: 0 commits · +0 −0 2024-07: 1 commit · +6 −2 2024-08: 0 commits · +0 −0 2024-09: 1 commit · +7 −2 2024-10: 0 commits · +0 −0 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 1 commit · +77 −1 2025-02: 0 commits · +0 −0 2025-03: 0 commits · +0 −0 2025-04: 0 commits · +0 −0 2025-05: 1 commit · +1 −1 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 1 commit · +133 −0 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 0 commits · +0 −0 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

No sources cited.

codex reasoning notes (technical)

Not a driver directory: contains AMD DCN3.1 display pipeline OPTC block support code, an internal helper subcomponent of amdgpu/display rather than a standalone kernel-bound hardware driver.