drivers/misc/mchp_pci1xxxx

Microchip PCI1xxxx PCIe switch GPIO and OTP/EEPROM controller

Microchip's PCI1xxxx is a family of configurable PCIe switches with integrated peripherals; this code exposes their general-purpose I/O pins along with access to the on-chip one-time-programmable memory and EEPROM used for device configuration. The parts are current Microchip silicon shipping in embedded and industrial systems as of 2025.

keep conf=0.93 last_sold=2025 deploy=medium replacement=none subsystem=misc category=bus-pci
93%

recommendation

It should stay in the kernel because Microchip still actively sells the PCI1xxxx PCIe switch family in 2025 and the driver received substantive fixes through 2024-2025, including GPIO interrupt panic fixes, push-pull output support, wakeup support, and hot-reset handling. There is no sign of any upstream removal or deprecation discussion.

repository signals

6 files
1,170 source lines
35 commits, 5y
+1,239 / −54 lines added / removed, 5y
13 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 35 total · active in 14/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 0 commits · +0 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 5 commits · +645 −1 2022-09: 10 commits · +14 −24 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 1 commit · +8 −2 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 2 commits · +445 −1 2023-07: 0 commits · +0 −0 2023-08: 1 commit · +4 −4 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 0 commits · +0 −0 2024-05: 2 commits · +7 −2 2024-06: 1 commit · +0 −4 2024-07: 0 commits · +0 −0 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 2 commits · +2 −0 2024-11: 0 commits · +0 −0 2024-12: 3 commits · +5 −2 2025-01: 0 commits · +0 −0 2025-02: 0 commits · +0 −0 2025-03: 2 commits · +6 −2 2025-04: 1 commit · +4 −3 2025-05: 2 commits · +92 −0 2025-06: 0 commits · +0 −0 2025-07: 1 commit · +1 −1 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 0 commits · +0 −0 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 2 commits · +6 −8 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

  1. cateee.net

    Upstream Linux still carries CONFIG_GP_PCI1XXXX, with this driver present across recent kernel releases and matching PCI IDs 1055:a005/a015/a025/a035/a045/a055.

  2. ww1.microchip.com

    Microchip documented the PCI1XXXX family in 2025 as a current configurable PCIe switch family with integrated peripherals including GPIO, OTP, and EEPROM-related configuration paths.

  3. ww1.microchip.com

    Microchip's 2025 tooling documentation still supports PCI1xxxx device discovery and OTP/EEPROM access, indicating ongoing vendor support and new-deployment relevance.

codex reasoning notes (technical)

Local static inspection via exec_command showed this is a real PCI driver for Microchip PCI1XXXX GPIO plus OTP/EEPROM management, not a helper library. Local git log via exec_command showed substantive fixes/features in 2024-2025 (GPIO IRQ panic fixes, push-pull support, wakeup support, hot-reset handling), which argues against deprecation. A web search_query for lore.kernel.org returned no hits for removal/deprecation discussion, and a local git grep over commit subjects found no removal-themed history, so there is no evidence of active upstream retirement. URLs were obtained via web search_query; activity evidence came from local exec_command.