drivers/pci/controller/mobiveil

Mobiveil GPEX PCIe host controller (NXP Layerscape Gen4 and Xilinx/AMD Zynq UltraScale+)

Bridge logic that lets ARM-based system-on-chip designs talk to PCI Express devices, based on a soft IP block licensed from Mobiveil. It is used in NXP's Layerscape Gen4 networking processors (such as the LX2160A) and in AMD/Xilinx Zynq UltraScale+ MPSoC FPGA platforms commonly found in embedded, industrial, and communications gear from the late 2010s onward.

keep conf=0.86 deploy=medium replacement=none subsystem=pci category=bus-pci
86%

recommendation

It should stay in the kernel because it is the host-side PCIe controller code for SoCs that are still actively sold and deployed, including NXP's Layerscape LX2160A networking processors and AMD/Xilinx Zynq UltraScale+ MPSoCs (which AMD commits to supplying through 2045). The code was still receiving upstream cleanup attention in 2026 and has no generic replacement, so removing it would break working embedded and networking hardware.

repository signals

7 files
1,346 source lines
18 commits, 5y
+103 / −134 lines added / removed, 5y
14 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 18 total · active in 15/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 1 commit · +0 −11 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 1 commit · +6 −9 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 1 commit · +42 −42 2022-01: 0 commits · +0 −0 2022-02: 1 commit · +1 −1 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 1 commit · +3 −3 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 1 commit · +0 −1 2023-03: 0 commits · +0 −0 2023-04: 2 commits · +11 −10 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 1 commit · +0 −3 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 1 commit · +1 −1 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 0 commits · +0 −0 2024-05: 0 commits · +0 −0 2024-06: 1 commit · +2 −2 2024-07: 1 commit · +2 −9 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 0 commits · +0 −0 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 0 commits · +0 −0 2025-02: 0 commits · +0 −0 2025-03: 2 commits · +5 −6 2025-04: 1 commit · +1 −2 2025-05: 1 commit · +3 −8 2025-06: 2 commits · +26 −26 2025-07: 0 commits · +0 −0 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 0 commits · +0 −0 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 0 commits · +0 −0 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

  1. lore.kernel.org

    `pcie-mobiveil.c` was still being touched by upstream PCI core cleanup work in April 2026, indicating the code is live and maintained rather than abandoned.

  2. nxp.com

    NXP lists the LX2160A Layerscape processor as Active; the in-tree `pcie-layerscape-gen4.c` driver variant targets `fsl,lx2160a-pcie`.

  3. amd.com

    AMD states Zynq UltraScale+ MPSoCs have lifespans extending through 2045; the Mobiveil menu/Kconfig includes the platform variant for `ARCH_ZYNQMP`, supporting ongoing new deployments in embedded designs.

codex reasoning notes (technical)

Real driver directory: local `exec_command` inspection showed Kconfig entries for `PCIE_LAYERSCAPE_GEN4` and `PCIE_MOBIVEIL_PLAT`, plus platform-driver code and DT compatibles (`mbvl,gpex40-pcie`, `fsl,lx2160a-pcie`). `lore_file_timeline` on `drivers/pci/controller/mobiveil/pcie-mobiveil.c` showed active upstream traffic in 2026 and no sign of removal in sampled activity. NXP and AMD URLs were obtained via `web.search_query`; they show relevant supported silicon families still marketed for new designs. This is SoC/soft-IP PCIe host-controller code with no obvious generic replacement driver; deprecation would strand active embedded/networking platforms.